If this is your first visit, be sure to
check out the FAQ by clicking the
link above. You may have to register
before you can post: click the register link above to proceed. To start viewing messages,
select the forum that you want to visit from the selection below.
Hi. I can confirm F8d for ud5 has ahci 1.20e, Seems to be working ok, apart from amps and watts in everest ultimate for the cpu are incorrect. Thanks Stasio
F8f for EX58-Extreme has AHCI 1.20e Raid Option ROM 8.0.0.1039.<?xml:namespace prefix = o ns = "urn:schemas-microsoft-com:office:office" /><o:p></o:p> <o:p></o:p> When new Raid Option ROM 8.6.0.1007 found EX58-Extreme bios?<o:p></o:p> http://downloadmirror.intel.com/17239/eng/SO_3044_ReleaseNotes.pdf<o:p></o:p> <o:p></o:p>
Looks like I'm another one that has been "bit" by MB looping, DO CPU & the new BIOS--in this case for the GA-EX58-UD4P. Have reverted back to the 9A BIOS & am waiting to test the next one---9C?
Thanks for all the good work everyone!!! Keep the updates coming.....
Look forward to the new ud5 bios, but can someone explain the features of channel interleaving and rank interleaving. Thanks
Info from XS:
Channel Interleave: Higher values divide memory blocks and spread contiguous portions of data across interleaved channels, thereby increasing potential read bandwidth as requests for data can be made to all interleaved channels in an overlapped manner. For benchmarking purposes when using three memory modules, a 4-way interleave may surpass the scoring performance of setting 6-way interleave depending on the benchmark and operating system used (32-bit vs. 64-bit). We did find however that a 6-way interleave was capable of a higher overall BCLK for Super PI 32M than using a 4-way interleave setting (unless of course you run single- or dual-channel and appropriate channel interleaving thus decreasing load upon the memory controller).
Rank Interleave: Interleaves physical ranks of memory so that a rank can be accessed while another is being refreshed. Performance gains again depend on the benchmark in question. For 24/7 systems using triple-channel memory configurations there is no advantage to setting this value below 4 while Channel Interleave should be left at 6 for best overall system performance.
Comment